CPU cache

Results: 1614



#Item
471CPU cache / Sizeof / Petascale / Memory hierarchy / Sparse matrix / Parallel computing / Transmission Control Protocol / Computing / Computer memory / Computer hardware

PetascaleSoftware-new.pptx

Add to Reading List

Source URL: gladiator.ncsa.illinois.edu

Language: English - Date: 2010-05-20 14:16:48
472Transmission Control Protocol / Packet Processing / Intrusion prevention system / Packet loss / Network switch / CPU cache / Snort / Network processor / Packet capture / Computer network security / Computing / Firewall

Shunting: A Hardware/Software Architecture for Flexible, High-Performance Network Intrusion Prevention Jose M Gonzalez Vern Paxson

Add to Reading List

Source URL: www.icir.org

Language: English - Date: 2007-09-08 20:27:32
473Cache / Information retrieval / Data management / Arrays / Computer performance / Cache algorithms / Search engine indexing / CPU cache / Lookup table / Information science / Computing / Information

WWWRefereed Track: Search - Corpus Characterization & Search Performance Beijing, China Performance of Compressed Inverted List Caching in Search Engines

Add to Reading List

Source URL: www2008.org

Language: English - Date: 2008-04-10 01:54:05
474Software bugs / Cross-platform software / Oracle Database / Java Database Connectivity / CPU cache / C dynamic memory allocation / Buffer overflow / JDBC driver / Circular buffer / Computing / Computer memory / Java platform

An Oracle White Paper August, 2009 Oracle JDBC Memory Management Oracle White Paper—Oracle JDBC Memory Management

Add to Reading List

Source URL: www.oracle.com

Language: English
475Microprocessors / Instruction set architectures / CPU cache / Cache / Central processing unit / Computer memory / MicroBlaze / Multi-core processor / Field-programmable gate array / Computer architecture / Electronic engineering / Computer hardware

Fast and Cycle-Accurate Modeling of a Multicore Processor Asif Khan, Muralidaran Vijayaraghavan, Silas Boyd-Wickizer and Arvind Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technolog

Add to Reading List

Source URL: pdos.csail.mit.edu

Language: English - Date: 2013-05-07 10:49:08
476CPU cache / Cache / Central processing unit / Computer memory / Virtual LAN / Internet Protocol / Packet Processing / Traffic flow / Transmission Control Protocol / Computing / Network architecture / Computer architecture

The Shunt: An FPGA-Based Accelerator for Network Intrusion Prevention Nicholas Weaver Vern Paxson

Add to Reading List

Source URL: www.icir.org

Language: English - Date: 2006-12-27 02:45:54
477Digital signal processing / GPGPU / Stream processing / CPU cache / Algorithm / Scheduling / Actor model / Cache / Program optimization / Computing / Computer architecture / Microprocessors

MEMORY OPTIMIZATIONS OF EMBEDDED APPLICATIONS FOR ENERGY EFFICIENCY A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING

Add to Reading List

Source URL: cva.stanford.edu

Language: English - Date: 2011-08-15 10:42:08
478Electronics / Local area networks / Remote direct memory access / Parallel computing / Scratchpad memory / CPU cache / Cache / Prefetcher / Network On Chip / Computing / Computer memory / Computer hardware

Explicit Communication and Synchronization in SARC Manolis G.H. Katevenis∗ , Vassilis Papaefstathiou∗ , Stamatis Kavadias∗ , Dionisios Pnevmatikatos∗ , Federico Silla+ , Dimitrios S. Nikolopoulos∗ ∗

Add to Reading List

Source URL: www.ics.forth.gr

Language: English - Date: 2013-12-23 07:16:58
479Binary trees / Data management / Data structures / B+ tree / T-tree / Tree traversal / Tree / R-tree / CPU cache / B-tree / Graph theory / Computing

Cache-Conscious Concurrency Control of Main-Memory Indexes on Shared-Memory Multiprocessor Systems Sang K. Cha Sangyong Hwang

Add to Reading List

Source URL: www.vldb.org

Language: English - Date: 2006-07-29 01:38:17
480Computer hardware / Computer programming / CPU cache / Loop nest optimization / Cache / Memory hierarchy / Software pipelining / Lookup table / Acumem SlowSpotter / Computing / Computer memory / Compiler optimizations

Design and Evaluation of a Compiler Algorithm for Prefetching Todd C. Mowry, Monica S. Lam and Anoop Gupta Computer Systems Laboratory Stanford University, CA 94305

Add to Reading List

Source URL: www-suif.stanford.edu

Language: English - Date: 2006-06-25 21:11:32
UPDATE